

AMENDMENTS TO THE CLAIMS

Please **CANCEL** claims 2, 3 and 20 without prejudice or disclaimer.

Please **AMEND** claims 1 and 16 as shown below.

This listing of claims will replace all prior versions, and listings, of claims in the application.

1. (Currently Amended) A flat panel display having a plurality of sub-pixels, each sub-pixel comprising:

a light emitting device;

a switching thin film transistor including a semiconductor active layer having at least a channel area for transferring a data signal to the light emitting device; and

only one driving thin film transistor including a semiconductor active layer having at least a channel area for driving the light emitting device so that a predetermined current flows through the light emitting device according to the data signal,

wherein with respect to a direction of any grain boundary, the channel area of the switching transistor is situated along a first direction and the channel area of the driving transistor is situated along a second direction,~~and~~

wherein a direction of current flow with respect to the grain boundary at the channel area of the switching thin film transistor is different from a direction of current flow with respect to the grain boundary at the channel area of the switching thin film transistor, and

wherein the direction of current flow in the channel area of the switching thin film transistor and the direction of current flow in the channel area of the driving thin film transistor

are formed so that a current mobility in the channel area of the switching thin film transistor is larger than a current mobility in the channel area of the driving thin film transistor.

~~wherein the direction of current flow with respect to the grain boundary at the channel area of the driving thin film transistor is not the same as the direction of current flow with respect to the grain boundary at the channel area of the switching thin film transistor.~~

2-3. (Canceled)

4. (Original) The flat panel display of claim 1, wherein the active layer is formed using a polycrystalline silicon.

5. (Original) The flat panel display of claim 4, wherein the polycrystalline silicon has anisotropic crystal grains.

6. (Original) The flat panel display of claim 5, wherein a crystal grain of the polycrystalline silicon has a first length which is at least 1.5 times longer than a second length in a direction which is substantially perpendicular to a direction of the first length.

7. (Original) The flat panel display of claim 4, wherein the channel area of the switching thin film transistor and the channel area of the driving thin film transistor have polycrystalline silicon crystal grains, the silicon grains include longer grain boundaries situated along a direction which makes a first angle with a direction of current flow in the channel area of the switching transistor and a second angle with a direction of current flow in the channel area of the driving transistor .

8. (Original) The flat panel display of claim 7, wherein the direction of current flow in the channel area of the switching transistor are formed so that the second angle is larger than the first angle.

9. (Previously Presented) The flat panel display of claim 4, wherein the polycrystalline silicon includes primary grain boundaries which are arranged substantially parallel to each other, and side grain boundaries of anisotropic grains which extend between the primary grain boundaries in a direction substantially perpendicular to the primary grain boundaries,

wherein adjacent side grain boundaries of anisotropic grains have an average interval therebetween which is shorter than average intervals between adjacent primary grain boundaries.

10. (Previously Presented) The flat panel display of claim 9, wherein the direction of current flow in the channel area of the switching thin film transistor makes a first angle with a direction along which the primary grain boundaries are situated and the direction of current flow in the channel area of the driving thin film transistor makes a second angle with the direction along which the primary grain boundaries are situated.

11. (Original) The flat panel display of claim 10, wherein the first angle is larger than the second angle.

12. (Previously Presented) The flat panel display of claim 9, wherein an angle of the side grain boundaries of anisotropic grains in the polycrystalline silicon of the channel area of the switching thin film transistor with the direction of current flow in the channel area of the switching thin film transistor is in a range of about - 45° to about 45°.

13. (Original) The flat panel display of claim 9, wherein an angle of the primary grain boundaries with the direction of current flow in the channel area of the switching thin film transistor is about 90°.

14. (Original) The flat panel display of claim 9, wherein an angle of the side grain boundaries of anisotropic grains with the direction of current flow in the channel area of the driving thin film transistor is in a range of about 45° to about 135°.

15. (Original) The flat panel display of claim 9, wherein an angle of the primary grain boundaries of the polycrystalline silicon which form the channel area of the driving thin film transistor with the direction of current flow in the channel area is about 0°.

16. (Currently Amended) A flat panel display having a plurality of sub-pixels, each sub-pixel comprising:

a light emitting device;

a switching thin film transistor which is formed using a polycrystalline silicon and includes a semiconductor layer having a channel area for transferring a data signal to the light emitting device; and

only one driving thin film transistor which is formed using a polycrystalline silicon and includes a semiconductor layer having a channel area for driving the light emitting device so that a predetermined amount of current flows through the light emitting device,

wherein the channel area of the switching thin film transistor has a first angle between a length direction of polycrystalline silicon grains and a direction of current flow in the channel area and the channel area of the driving thin film transistor has a second angle between a

length direction of polycrystalline silicon grains and a direction of current flow in the channel area; and

wherein the second angle is larger than the first angle.

~~wherein the first angle is not the same as the second angle.~~

17. (Original) The flat panel display of claim 16, wherein the first angle is larger than the second angle.

18. (Original) The flat panel display of claim 16, wherein the polycrystalline silicon includes anisotropic crystal grains.

19. (Original) The flat panel display of claim 18, wherein the length of the crystal grain of the polycrystalline silicon is at least 1.5 times longer than a width of the crystal grain.

20. (Canceled)

21. (Original) The flat panel display of claim 16, wherein the polycrystalline silicon includes substantially parallel primary grain boundaries, and side grain boundaries of anisotropic grains which extend substantially perpendicularly between the primary grain boundaries and have an average interval between the side grain boundaries of anisotropic grains is shorter than an average interval between the primary grain boundaries.

22. (Original) The flat panel display of claim 21, wherein an angle between the primary grain boundaries of the polycrystalline silicon and the direction of current flow in the channel area of the switching thin film transistor and there is a second angle between the primary grain

boundaries of the polycrystalline silicon and the direction of current flow in the channel area of the driving thin film transistor and the first angle is different from the second angle.

23. (Original) The flat panel display of claim 21, wherein the first angle is larger than the second angle.

24. (Previously Presented) The flat panel display of claim 21, wherein an angle of the side grain boundaries of anisotropic grains of the polycrystalline silicon in the channel area of the switching thin film transistor with the direction of current flow in that channel area is in a range of about -45° to about 45° .

25. (Previously Presented) The flat panel display of claim 21, wherein the first angle is about 90° .

26. (Previously Presented) The flat panel display of claim 21, wherein an angle of the side grain boundaries of anisotropic grains with the direction of current flow in the channel area of the driving thin film transistor is in a range of about 45° to about 135° .

27. (Previously Presented) The flat panel display of claim 21, wherein the second angle is about 0° .